ISL6552
width of the comparator to compensate for the detected
鈥渁bove average鈥?current in that channel.
The IC monitors and precisely regulates the CORE voltage
of a microprocessor. After initial start-up, the controller also
provides protection for the load and the power supply. The
following section discusses these features.
Droop Compensation
In addition to control of each power channel鈥檚 output current,
the average channel current is also used to provide CORE
voltage 鈥渄roop鈥?compensation. Average full channel current
is defined as 50碌A. By selecting an input resistor, R
IN
, the
amount of voltage droop required at full load current can be
programmed. The average current driven into the FB pin
results in a voltage increase across resistor R
IN
that is in the
direction to make the error amplifier 鈥渟ee鈥?a higher voltage at
the inverting input, resulting in the error amplifier adjusting
the output voltage lower. The voltage developed across R
IN
is equal to the 鈥渄roop鈥?voltage. See the 鈥淐urrent
Sensing
and Balancing鈥?section for more details.
Initialization
The ISL6552 usually operates from an ATX power supply.
Many functions are initiated by the rising supply voltage to
the VCC pin of the ISL6552. Oscillator, sawtooth generator,
soft-start and other functions are initialized during this
interval. These circuits are controlled by POR, Power-On
Reset. During this interval, the PWM outputs are driven to a
three state condition that makes these outputs essentially
open. This state results in no gate drive to the output
MOSFETs.
Once the VCC voltage reaches 4.375V (+125mV), a voltage
level to insure proper internal function, the PWM outputs are
enabled and the Soft-Start sequence is initiated. If for any
reason, the VCC voltage drops below 3.875V (+125mV).
The POR circuit shuts the converter down and again three
states the PWM outputs.
Applications and Converter Start-Up
Each PWM power channel鈥檚 current is regulated. This
enables the PWM channels to accurately share the load
current for enhanced reliability. The HIP6601, HIP6602 or
HIP6603 MOSFET driver interfaces with the ISL6552. For
more information, see the HIP6601, HIP6602 or HIP6603
data sheets [1][2].
The ISL6552 is capable of controlling up to 4 PWM power
channels. Connecting unused PWM outputs to VCC
automatically sets the number of channels. The phase
relationship between the channels is 360
o
/number of active
PWM channels. For example, for three channel operation,
the PWM outputs are separated by 120
o
. Figure 2 shows
the PWM output signals for a four channel system.
Soft-Start
After the POR function is completed with VCC reaching
4.375V, the Soft-Start sequence is initiated. Soft-Start, by its
slow rise in CORE voltage from zero, avoids an over-current
condition by slowly charging the discharged output
capacitors. This voltage rise is initiated by an internal DAC
that slowly raises the reference voltage to the error amplifier
input. The voltage rise is controlled by the oscillator
frequency and the DAC within the ISL6552, therefore, the
output voltage is effectively regulated as it rises to the final
programmed CORE voltage value.
For the first 32 PWM switching cycles, the DAC output
remains inhibited and the PWM outputs remain three stated.
From the 33rd cycle and for another, approximately 150
cycles the PWM output remains low, clamping the lower
output MOSFETs to ground, see Figure 3. The time
variability is due to the error amplifier, sawtooth generator
and comparators moving into their active regions. After this
short interval, the PWM outputs are enabled and increment
the PWM pulse width from zero duty cycle to operational
pulse width, thus allowing the output voltage to slowly reach
the CORE voltage. The CORE voltage will reach its
programmed value before the 2048 cycles, but the PGOOD
output will not be initiated until the 2048th PWM switching
cycle.
The Soft-Start time or delay time, DT = 2048/F
SW
. For an
oscillator frequency, F
SW
, of 200kHz, the first 32 cycles or
160碌s, the PWM outputs are held in a three state level as
explained above. After this period and a short interval
described above, the PWM outputs are initiated and the
voltage rises in 10.08ms, for a total delay time DT of
10.24ms.
PWM 1
PWM 2
PWM 3
PWM 4
FIGURE 2. FOUR PHASE PWM OUTPUT AT 500kHz
Power supply ripple frequency is determined by the channel
frequency, F
SW
, multiplied by the number of active
channels. For example, if the channel frequency is set to
250kHz and there are three phases, the ripple frequency is
750kHz.
9
INTERSIL
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
