最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

ISL6552CB Datasheet

  • ISL6552CB

  • Microprocessor CORE Voltage Regulator Multi-Phase Buck PWM C...

  • 18頁

  • INTERSIL   INTERSIL

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

ISL6552
Figure 3 shows the start-up sequence as initiated by a fast
rising 5V supply, VCC
,
applied to the ISL6552. Note the
short rise to the three state level in PWM 1 output during first
32 PWM cycles.
Figure 4 shows the waveforms when the regulator is
operating at 200kHz. Note that the Soft-Start duration is a
function of the channel frequency as explained previously.
Also note the pulses on the COMP terminal. These pulses
are the current correction signal feeding into the comparator
input (see the
Block Diagram).
Figure 5 shows the regulator operating from an ATX supply.
In this figure, note the slight rise in PGOOD as the 5V supply
rises. The PGOOD output stage is made up of NMOS and
PMOS transistors. On the rising VCC, the PMOS device
becomes active slightly before the NMOS transistor pulls
鈥渄own鈥? generating the slight rise in the PGOOD voltage.
12V ATX
SUPPLY
PGOOD
V
CORE
5 V ATX
SUPPLY
V
IN
= 5V, CORE LOAD CURRENT = 31A
FREQUENCY 200kHz
ATX SUPPLY ACTIVATED BY ATX 鈥淧S-ON PIN鈥?/div>
FIGURE 5. SUPPLY POWERED BY ATX SUPPLY
PWM 1
OUTPUT
DELAY TIME
PGOOD
Note that Figure 5 shows the 12V gate driver voltage
available before the 5V supply to the ISL6552 has reached
its threshold level. If conditions were reversed and the 5V
supply was to rise first, the start-up sequence would be
different. In this case the ISL6552 will sense an over-current
condition due to charging the output capacitors. The supply
will then restart and go through the normal Soft-Start cycle.
Fault Protection
V
CORE
5V
VCC
The ISL6552 protects the microprocessor and the entire
power system from damaging stress levels. Within the
ISL6552 both Over-Voltage and Over-Current circuits are
incorporated to protect the load and regulator.
Over-Voltage
V
IN
= 12V
FIGURE 3. START-UP OF 4 PHASE SYSTEM OPERATING AT
500kHz
The VSEN pin is connected to the microprocessor CORE
voltage. A CORE over-voltage condition is detected when
the VSEN pin goes more than 15% above the programmed
VID level.
The over-voltage condition is latched, disabling normal PWM
operation, and causing PGOOD to go low. The latch can
only be reset by lowering and returning VCC high to initiate a
POR and Soft-Start sequence.
During a latched over-voltage, the PWM outputs will be
driven either low or three state, depending upon the VSEN
input. PWM outputs are driven low when the VSEN pin
detects that the CORE voltage is 15% above the
programmed VID level. This condition drives the PWM
outputs low, resulting in the lower or synchronous rectifier
MOSFETs to conduct and shunt the CORE voltage to
ground to protect the load.
If after this event, the CORE voltage falls below the over-
voltage limit (plus some hysteresis), the PWM outputs will
three state. The HIP6601 family drivers pass the three state
information along, and shuts off both upper and lower
MOSFETs. This prevents 鈥渄umping鈥?of the output capacitors
back through the lower MOSFETs, avoiding a possibly
V COMP
DELAY TIME
PGOOD
V
CORE
5V
VCC
V
IN
= 12V
FIGURE 4. START-UP OF 4 PHASE SYSTEM OPERATING AT
200kHz
10

ISL6552CB PDF文件相關型號

ISL6552CBZ,ISL6552CR,ISL6552CRZ,ISL6553CBZ,ISL6554

ISL6552CB 產(chǎn)品屬性

  • 38

  • 集成電路 (IC)

  • PMIC - 穩(wěn)壓器 - DC DC 切換控制器

  • -

  • 控制器

  • 1

  • 1.5MHz

  • -

  • 4.75 V ~ 5.25 V

  • 是

  • 無

  • 無

  • 無

  • 無

  • 無

  • 無

  • 無

  • 0°C ~ 70°C

  • 20-SOIC（0.295"，7.50mm 寬）

  • 管件

ISL6552CB相關型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術客服：

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！