最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

ISL6560 Datasheet

  • ISL6560

  • Microprocessor CORE Voltage Regulator Two-Phase Buck PWM Con...

  • 14頁

  • INTERSIL   INTERSIL

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

ISL6560
To calculate the dissipation in the 5m鈩?resistor, we used
only half of the ripple current, 4A, to give a nominal
dissipation of:
1.8V
I
RMS
=
Ip D
=
Ip
------------
12V
2
2
路
鈭?/div>
Power
=
Ip
脳
D
脳
R
SENSE
=
3 0.4
脳
0.15
脳
5m鈩?/div>
Once the value for R
L
is set, only the values of the resistors
that make up the voltage divider must be determined. Figure
8 shows the equations to determine the resistor network that
makes up R
L
.
V
REF = 3V
Power
=
0.69W per channel or 1.38W for both channels
R
U
R
U
||
R
B
=
R
L
I
RIPPLE
脳
R
SENSE
脳
ni
-
V
SET
=
1V
+ ---------------------------------------------------------------
2
To COMP pin,
this voltage is V
SET
Where I
P
is the peak current and D is the duty cycle. Two
10m鈩? 1W resistors in parallel were selected.
R
B
V
REF
-
R
U
= --------------
脳
R
L
V
SET
3V
-
R
U
= ---------------
脳
8.7k
=
20.9k
1.25V
R
L
Selection
As discussed in the section under Droop Voltage and shown
in Figure 1, resistor R
L
establishes the gain of the
transconductance error amplifier. It is this resistor that sets
the droop voltage or regulation. Like any feedback system,
the higher the gain the better the regulation. The value of this
resistor may be determined from the following equation:
ni
脳
R
SENSE
12.5
脳
5m鈩?/div>
R
L
= ---------------------------------------- = ------------------------------------------------------- =
8.7k鈩?/div>
-
-
2.2mS
脳
1.63m鈩?/div>
脳
2
gm
脳
R
OUT
脳
2
gm Amplifier Gain =
鈭?/div>
gmAmplifierGain
=
gm
脳
RL
=
2.2mS
脳
8.7k
=
19.1
V
SET
R
B
= ------------------------------------
脳
R
U
V
REF
鈥?/div>
V
SET
1.25V
R
B
= -----------------------------
脳
20.9k
=
14.9k
3V
鈥?/div>
1.25V
FIGURE 8. EQUATIONS TO DETERMINE R
L
DIVIDER
C
C
and R
C
Selection
Optimum transient response depends upon the selection of
the compensation capacitor network placed across the
output of the transconductance error amplifier.
To a first order, the selection of the capacitor, C
C
, placed
across the error amplifier may be determined by making the
product of the regulator output resistance and output
capacitors equal to the product of the R
L
and C
C
. This yields
the equation for the compensation capacitor:
R
OUT
脳
C
OUT
1.63m鈩?/div>
脳
9mF
-
-
C
C
= -------------------------------------- = ---------------------------------------- =
1.68nF
8.7k
R
L
The ni term is the ratio of the V
COMP
to the current
comparator threshold voltage; see Figure 2. R
L
is made up
of two resistors that form a voltage divider from the internal
3V reference supply.
As described earlier in the
Circuit Description
section, the
output voltage of the gm amplifier establishes the threshold
voltage of the current comparator. At approximately 1V, the
current comparator threshold voltage is near zero. With no
current demands, the regulator output voltage would be the
same as the programmed DAC voltage. However, an 8A
ripple current was selected for this design. This results in the
output of the gm amplifier moving upwards to supply the
ripple current. The voltage at the COMP pin, V
SET
, will be:
I
RIPPLE
脳
R
SENSE
脳
ni
V
SET
=
1V
+ ---------------------------------------------------------------
-
2
8A
脳
5m鈩?/div>
脳
12.5
=
1V
+ --------------------------------------------- =
1V
+
250mV
=
1.25V
2
The voltage divider establishes the reference voltage for
V
COMP
that was set to 1.2V for this design, so the error
amplifier must drive the COMP pin 50mV more positive to
bring it to 1.25V from the 1.2V originally set. This additional
50mV output will result in an input voltage to the error
amplifier of: 50mv / 19.1 = 2.62mV below the programmed
DAC voltage of 1.8V. Neglected, is a negative term
associated with the 60ns delay of the current comparator.
This delay will cause the current ramp to be slightly greater
than predicted by the equation. This means that the initial
setting should be slightly reduced to account for the increase
in current.
A 1nF capacitor was selected from transient testing. To
prevent excessive phase shift due to the compensation
capacitor, it is usually necessary to place a resistor inseries
with the capacitor to prevent excessive phase shift beyond
the frequency of interest. This is pole cancellation and the
resistor is approximately 0.5 x R
L
. Figure 9 shows this
network and the equivalent circuit is approximately 0.5 x R
L
.
Many variables have been used in the selection of the
various gain and filter networks to this point. A broad range
of component tolerances range from
鹵
1% to
鹵
20% have
been used in the design. Therefore, it is important to
evaluate the entire system with dynamic pulse load testing.
This will verify optimum transient response and also indicate
poor response in terms of excessive overshoot, ringing or
oscillation if the compensation network is not optimum.
V
REF = 3V
AC Equivalent
RU
C
C
R
C
C
C
R
C
R
L
To COMP pin
R
B
R
C
= 0.5 x R
L
FIGURE 9. COMPENSATION CIRCUIT
10
FN9011.3

ISL6560相關(guān)型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時(shí)間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！