鈮?/div>
VDD.
Gate drive output for the low-side synchronous rectifier N-channel MOSFET
Soft-start and overcurrent fault shutdown times are set by charging and discharging a capacitor connected to this pin.
A closed loop soft-start occurs when the internal 3-碌A(chǔ) current source charges the external capacitor. There is a 0.65-V
offset between external SS pin and internal soft-start voltage at the error amplifier input. This allows the device to be
enabled before starting VOUT, thus ensuring that VOUT soft starts smoothly. When the SS/SD voltage is less than 0.25
V, the device is shutdown and the HDRV and LDRV are driven low. In normal operation, the capacitor is charged to
VDD. When a fault condition is asserted, the soft-start capacitor goes through six charge/discharge cycles, restarting
the converter on the seventh cycle.
Connect to the switched node on the converter. This pin is used for overcurrent sensing in the topside N-channel
MOSFET, and level sensing for predictive delay circuit. Overcurrent is determined, when the topside N-channel MOS-
FET is on, by comparing the voltage on SW with respect to VDD and the voltage on the ILIM with respect to VDD.
This pin is also used for the return of the topside N-channel MOSFET driver.
Power input for the chip, 5.5-V maximum. Decouple close to the pin with a low-ESR capacitor, 1-碌F or larger.
ILIM
1
I
LDRV
6
O
SS/SD
4
I
SW
8
O
VDD
7
I
FUNCTIONAL BLOCK DIAGRAM
VDD
VDD
7
VDD
UVLO
ERROR AMPLIFIER
+
+
PWM COMP
HI
UVLO
OSC
0.65 V
3.7
碌A(chǔ)
SS/SD
4
SOFT
START
UVLO
SS ACTIVE
FAULT
COUNTER
DISCHARGE
0.26 V
SHUT DOWN
100 ns DELAY
EN
GND
5
CURRENT
LIMIT COMP
15
碌A(chǔ)
UDG鈭?3162
THERMAL
SHUTDOWN
LDRV
10
BOOT
2V
FB
2
0.7 V
REF
COMP
3
9
CLK
PWM
PREDICTIVE
GATE
DRIVE
HDRV
PWM
LOGIC
(VDD鈭?.2 V)
8
VDD
LO
6
LDRV
SW
FAULT
OC
1
ILIM
www.ti.com
5