最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

ST72321AR6 Datasheet

  • ST72321AR6

  • 8-BIT MCU WITH NESTED INTERRUPTS, FLASH,10-BIT ADC, FIVE TIM...

  • STMicroelectronics   STMicroelectronics

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

ST72321
SYSTEM INTEGRITY MANAGEMENT
(Cont鈥檇)
6.4.5 Register Description
SYSTEM INTEGRITY (SI) CONTROL/STATUS REGISTER (SICSR)
Read /Write
is detected by the Clock Security System (CSSD
bit set). It is set and cleared by software.
Reset Value: 000x 000x (00h)
0: Clock security system interrupt disabled
1: Clock security system interrupt enabled
7
0
When the CSS is disabled by OPTION BYTE, the
CSSIE bit has no effect.
AVD AVD LVD
AVD
CSS CSS WDG
S
IE
F
RF
0
IE
D
RF
Bit 7 =
AVDS
Voltage Detection selection
This bit is set and cleared by software. Voltage De-
tection is available only if the LVD is enabled by
option byte.
0: Voltage detection on V
DD
supply
1: Voltage detection on EVD pin
Bit 6 =
AVDIE
Voltage Detector interrupt enable
This bit is set and cleared by software. It enables
an interrupt to be generated when the AVDF flag
changes (toggles). The pending interrupt informa-
tion is automatically cleared when software enters
the AVD interrupt routine.
0: AVD interrupt disabled
1: AVD interrupt enabled
Bit 5 =
AVDF
Voltage Detector flag
This read-only bit is set and cleared by hardware.
If the AVDIE bit is set, an interrupt request is gen-
erated when the AVDF bit changes value. Refer to
Figure 15
and to
Section 6.4.2.1
for additional de-
tails.
0: V
DD
or V
EVD
over V
IT+(AVD)
threshold
1: V
DD
or V
EVD
under V
IT-(AVD)
threshold
Bit 4 =
LVDRF
LVD reset flag
This bit indicates that the last Reset was generat-
ed by the LVD block. It is set by hardware (LVD re-
set) and cleared by software (writing zero). See
WDGRF flag description for more details. When
the LVD is disabled by OPTION BYTE, the LVDRF
bit value is undefined.
Bits 3 = Reserved, must be kept cleared.
Bit 2 =
CSSIE
Clock security syst interrupt enable
This bit enables the interrupt when a disturbance
.
Bit 1 =
CSSD
Clock security system detection
This bit indicates that the safe oscillator of the
Clock Security System block has been selected by
hardware due to a disturbance on the main clock
signal (f
OSC
). It is set by hardware and cleared by
reading the SICSR register when the original oscil-
lator recovers.
0: Safe oscillator is not active
1: Safe oscillator has been activated
When the CSS is disabled by OPTION BYTE, the
CSSD bit value is forced to 0.
Bit 0 =
WDGRF
Watchdog reset flag
This bit indicates that the last Reset was generat-
ed by the Watchdog peripheral. It is set by hard-
ware (watchdog reset) and cleared by software
(writing zero) or an LVD Reset (to ensure a stable
cleared state of the WDGRF flag when CPU
starts).
Combined with the LVDRF flag information, the
flag description is given by the following table.
RESET Sources
External RESET pin
Watchdog
LVD
LVDRF
0
0
1
WDGRF
0
1
X
Application notes
The LVDRF flag is not cleared when another RE-
SET type occurs (external or watchdog), the
LVDRF flag remains set to keep trace of the origi-
nal failure.
In this case, a watchdog reset can be detected by
software while an external reset can not.
CAUTION:
When the LVD is not activated with the
associated option byte, the WDGRF flag can not
be used in the application.
31/185

ST72321AR6 PDF文件相關(guān)型號

ST72321AR7,ST72321AR9,ST72321M7,ST72321M9,ST72321R6,ST72321R7,ST72321R9,ST72F321AR6,ST72F321AR7,ST72F321AR9,ST72F321M7,ST72F321M9,ST72F321R6,ST72F321R7,ST72F321R9

ST72321AR6相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！