最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

T48C862-R8 Datasheet

  • T48C862-R8

  • MCU

  • Atmel   Atmel

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

T48C862-R8
Interrupt Processing
For processing the eight interrupt levels, the microcontroller includes an interrupt con-
troller with two 8-bit wide interrupt pending and interrupt active registers. The interrupt
controller samples all interrupt requests during every non-I/O instruction cycle and
latches these in the interrupt pending register. If no higher priority interrupt is present in
the interrupt active register, it signals the CPU to interrupt the current program execu-
tion. If the interrupt enable bit is set, the processor enters an interrupt acknowledge
cycle. During this cycle a short call (SCALL) instruction to the service routine is exe-
cuted and the current PC is saved on the return stack. An interrupt service routine is
completed with the RTI instruction. This instruction, resets the corresponding bits in the
interrupt pending/active register and fetches the return address from the return stack to
the program counter. When the interrupt enable flag is reset (triggering of interrupt rou-
tines is disabled), the execution of new interrupt service routines is inhibited but not the
logging of the interrupt requests in the interrupt pending register. The execution of the
interrupt is delayed until the interrupt enable flag is set again. Note that interrupts are
only lost if an interrupt request occurs while the corresponding bit in the pending register
is still set (i.e., the interrupt service routine is not yet finished).
It should be noted that automatic stacking of the RBR is not carried out by the hardware
and so if ROM banking is used, the RBR must be stacked on the expression stack by
the application program and restored before the RTI. After a master reset (power-on,
brown-out or watchdog reset), the interrupt enable flag and the interrupt pending and
interrupt active register are all reset.
Interrupt Latency
The interrupt latency is the time from the occurrence of the interrupt to the interrupt
service routine being activated. This is extremely short (taking between 3 to 5 machine
cycles depending on the state of the core).
Figure 14.
Interrupt Handling
INT7
7
6
5
INT5
INT7 active
RTI
INT5 active
Priority level
4
3
2
1
0
INT3
INT2
INT3 active
RTI
RTI
INT2 pending
INT2 active
RTI
SWI0
INT0 pending
INT0 active
RTI
Main /
Autosleep
Main /
Autosleep
Time
19
4590B鈥?BMCU鈥?2/03

T48C862-R8相關型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術客服：

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！