最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

T48C862-R8 Datasheet

  • T48C862-R8

  • MCU

  • Atmel   Atmel

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

ALU
The 4-bit ALU performs all the arithmetic, logical, shift and rotate operations with the top
two elements of the expression stack (TOS and TOS-1) and returns the result to the
TOS. The ALU operations affects the carry/borrow and branch flag in the condition code
register (CCR).
Figure 13.
ALU Zero-address Operations
RAM
SP
TOS-1
TOS-2
TOS-3
TOS-4
ALU
CCR
TOS
I/O Bus
The I/O ports and the registers of the peripheral modules are I/O mapped. All communi-
cation between the core and the on-chip peripherals take place via the I/O bus and the
associated I/O control. With the microcontroller IN and OUT instructions, the I/O bus
allows a direct read or write access to one of the 16 primary I/O addresses. More about
the I/O access to the on-chip peripherals is described in the section 鈥淧eripheral Mod-
ules鈥? The I/O bus is internal and is not accessible by the customer on the final
microcontroller device, but it is used as the interface for the microcontroller emulation
(see also the section鈥溾€滶mulation鈥?.
The microcontroller instruction set is optimized for the high level programming language
qFORTH. Many microcontroller instructions are qFORTH words. This enables the com-
piler to generate a fast and compact program code. The CPU has an instruction pipeline
allowing the controller to prefetch an instruction from EEPROM at the same time as the
present instruction is being executed. The microcontroller is a zero-address machine,
the instructions contain only the operation to be performed and no source or destination
address fields. The operations are implicitly performed on the data placed on the stack.
There are one- and two-byte instructions which are executed within 1 to 4 machine
c y c le s . A mi c r o co n tr o ll e r m a c hi n e c y c le is m ad e u p o f tw o s y s te m c l oc k
cycles (SYSCL). Most of the instructions are only one byte long and are executed in a
single machine cycle. For more information refer to the 鈥淢ARC4 Programmer鈥檚 Guide鈥?
The microcontroller can handle interrupts with eight different priority levels. They can be
generated from the internal and external interrupt sources or by a software interrupt
from the CPU itself. Each interrupt level has a hard-wired priority and an associated vec-
tor for the service routine in the EEPROM (see Table 1). The programmer can postpone
the processing of interrupts by resetting the interrupt enable flag (I) in the CCR. An inter-
rupt occurrence will still be registered, but the interrupt routine only started after the
I-flag is set. All interrupts can be masked, and the priority individually software config-
ured by programming the appropriate control register of the interrupting module (see
section 鈥淧eripheral Modules鈥?.
Instruction Set
Interrupt Structure
18
T48C862-R8
4590B鈥?BMCU鈥?2/03

T48C862-R8相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動(dòng)力！意見一經(jīng)采納，將有感恩紅包奉上哦！