最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

SC28L194 Datasheet

  • SC28L194

  • Quad UART for 3.3V and 5V supply

  • Philips

掃碼查看芯片數(shù)據(jù)手冊(cè)

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

Philips Semiconductors
Preliminary specification
Quad UART for 3.3V and 5V supply voltage
SC28L194
AC ELECTRICAL SPECIFICATIONS FOR COMMERCIAL AND INDUSTRIAL (5V)
V
CC
= 5.0V
鹵
10%, 鈥?0 to +85擄C
SYMBOL
Reset Timing
t
RES1
Bus Timing
t
AS
t
AH
t
CS
t
C
CH
t
STP
t
RWS
t
RWH
t
DD
t
DF
t
DS
t
DH
t
RWD
I/O Port Pin Timing
t
PS
t
PH
t
PD
Interrupt Timing
IRQN from:
Internal interrupt source active bid
Reset to IRQN inactive
Write IMR (set or clear IMR bit)
3
IACKN cycle Data valid after Sclk C3 rising edge
RxC high or low time
RxC frequency
TxC high or low time
TxC frequency
(16 X)
(1 X)
(16 X)
(1 X)
15
0
0
15
0
0
32
鈥?5
20
20
17/32
4
鈥?
6
7
16
1
60
15
22
26
43
75
45
25
Sclk
ns
ns
ns
ns
16
1
MHz
MHz
ns
MHz
MHz
ns
ns
ns
ns
bit time
I/O input setup time before Sclk C3 falling edge
I/O input hold time after Sclk C4 rising edge
I/O output valid from:
Write Sclk C4 rising edge (write to IOPIOR)
18
12
4
1
32
50
ns
ns
ns
A0鈥揂7 setup time before Sclk C3 rising edge
A0鈥揂7 hold time after Sclk C3 rising edge
CEN setup time before Sclk C1 high (Sync)
CEN setup time before Sclk C2 high (Async)
CEN hold time after Sclk C3 high (Sync)
CEN hold time after Sclk C4 high (Async)
CEN high before next C2 to stop next cycle (Sync Mode)
2
W鈥揜n setup time before Sclk C2 rising edge
W鈥揜n hold time after Sclk C3 rising edge
Read cycle Data valid after Sclk C3 falling edge
Read cycle data bus floating after CEN high (Sync)
Read cycle data bus floating after C4 end high (Async)
Write cycle data setup time before Sclk C4 rising edge
Write cycle data hold time after Sclk C4 rising edge
High time between CEN low (Async)
25
15
12
10
18
5
5
14
25
18
5
14
1
1
/
2
Sclk
12
10
10
14
8
1
/ Sclk
2
FIG.
FIG #
PARAMETER
LIMITS
MIN.
10
2
8
3
3
1
1
/
2
Sclk
1
1
/
2
Sclk
TYP.
MAX.
UNIT
RESET pulse width
Sclk
ns
ns
ns
ns
ns
ns
ns
ns
ns
25
15
15
ns
ns
ns
ns
ns
ns
t
IR
t
DD
Tx/Rx Clock Timing
t
RX
F
RX4
t
TX
F
TX4
Transmitter Timing
t
TXD
t
TCS
Receiver Timing
t
RXS
t
RXH
ts
STRT
12
8
TxD output delay from TxC low
TxC output delay from TxD output data
RxD data setup time to RxC high (data)
RxD data hold time from RxC high (data)
RxD data low time for receiving a valid Start Bit
1998 Sep 21
41

SC28L194相關(guān)型號(hào)PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號(hào)推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時(shí)間周一至周五
9:00-17:30

關(guān)注官方微信號(hào)，
第一時(shí)間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫(kù)提出的寶貴意見(jiàn)，您的參與是維庫(kù)提升服務(wù)的動(dòng)力！意見(jiàn)一經(jīng)采納，將有感恩紅包奉上哦！