最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

SC28L194 Datasheet

  • SC28L194

  • Quad UART for 3.3V and 5V supply

  • Philips

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預覽

Philips Semiconductors
Preliminary specification
Quad UART for 3.3V and 5V supply voltage
SC28L194
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
Bits 7:0
Bits 7:0
8 data bits of RxFIFO. MSBs set to 0 for 7, 6, 5 bit data
8 data bits of TxFIFO. MSBs not used for 7, 6, 5 bit data
The RxFIFO of the channel indicated in the CIR channel field.
Undefined when the CIR interrupt context is not a receiver interrupt.
Global TxFIFO Register
The TxFIFO of the channel indicated in the CIR channel field.
Undefined when the CIR interrupt context is not a transmitter
interrupt. Writing to the GTxFIFO when the current interrupt is not a
transmitter event may result in the characters being transmitted on a
different channel than intended.
Table 34. GRxFIFO - Global RxFIFO Register
Table 35. GTxFIFO - Global TxFIFO Register
脕
脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕 脕 脕 脕
脕
脕
脕
脕
脕
脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕 脕
脕
脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕 脕 脕 脕
脕脕脕脕脕脕脕 脕 脕
脕 脕 脕 脕
脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕 脕
脕
脕
脕
Bit 7
Bit 6
Bit 7
Bit 6
Bit 3
Bit 2
Bit 1
Bit 0
I/O3
change
I/O2
change
I/O1
change
I/O0
change
I/O3
state
I/O2
state
I/O1
state
I/O0
state
0 - no change
1 - change
0 - no change
1 - change
0 - no change
1 - change
0 - no change
1 - change
The actual logic level at the I/O pin.
1 = high level; 0 =- low level.
This register may be read to determine the current level of the I/O pins and examine the output of the change detectors assigned to each pin. If
the change detection is not enabled or if the pin is configured as an output, the associated change field will read b鈥?.
Table 36. IPR - Input Port Register
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕
脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕脕脕脕脕脕脕脕脕
脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕 脕 脕 脕 脕 脕
脕
脕脕脕脕脕
脕脕脕脕脕 脕 脕 脕 脕 脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕 脕 脕 脕 脕 脕
脕脕脕脕脕
脕 脕 脕 脕 脕 脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕 脕 脕 脕 脕 脕
脕 脕 脕 脕 脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕 脕 脕 脕 脕
脕
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
I/O3 enable
0 - disable
1 - enable
I/O2 enable
0 - disable
1 - enable
I/O1 enable
0 - disable
1 - enable
I/O0 enable
0 - disable
1 - enable
I/O3 output
OPR[3]
I/O2 output
OPR[2]
I/O1 output
OPR[1]
I/O0 output
OPR[0]
I/OPIOR[7:4] bits activate the input change of state detectors. If a pin is configured as an output, a b鈥? value written to a I/O field has no effect.
I/OPIOR[3:0] bits hold the datum which is the inverse of the datum driven to its associated I/O pin when the I/OPCR control bits for that pin are
programmed to b鈥?1.
Table 37. I/OPIOR - I/O Port Interrupt and Output Register
Table 38. I/OPCR - I/O Port Configuration Register
Bits 7:6
Bits 5:4
Bits 3:2
Bits 1:0
I/O3 control
I/O2 control
I/O1 control
I/O0 control
00 - GPI/TxC input
01 - I/OPIOR[3] output
10 - TxC16x output
11 - TxC1x output
00 - GPI/RxC input
01 - I/OPIOR[2]/RTSN *
10 - RxC1x output
11 - RxC16x output
00 - GPI input
01 - I/OPIOR[1]/RTSN *
10 - Reserved
11 - RxC1x output
00 - GPI/CTSN input
01 - I/OPIOR[0]output
10 - TxC1x output
11 - TxC16x output
* If I/OPCR(5:4) is programmed as 鈥?1鈥?then the RTSN functionality is assigned to I/O2, otherwise, this function can be implemented on I/O1.
(This allows for a lower pin count package option.)
This register contains 4, 2 bit fields that set the direction and source for each of the I/O pins associated with the channel. The I/O2 output may
be RTSN if MR1[7] is set, or may signal 鈥渆nd of transmission鈥?if MR2[5] is set.(Please see the descriptions of these functions under the MR1
and MR2 register descriptions) If this control bit is cleared, the pin will use the OPR[2] as a source if I/OPCR[5:4] is b鈥?1. The b鈥?0 combinations
are always inputs. This register resets to x鈥?, effectively configuring all I/O pins as inputs on power up or reset. Inputs may be used as RxC, TxC
inputs or CTSN and General Purpose Inputs simultaneously. All I/O ports are equipped with change detectors that may be used to generate
interrupts or can be polled, as required.
NOTE: To ensure that CTSN, RTSN and an external RxC are always available, if I/O2 is not selected as the RTSN output, the RTSN function is
automatically provided on I/O1.
1998 Sep 21
28

SC28L194相關型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務：
賣家服務：
技術客服：

0571-85317607

網(wǎng)站技術支持

13606545031

客服在線時間周一至周五
9:00-17:30

關注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！