Philips Semiconductors
Preliminary specification
Quad UART for 3.3V and 5V supply voltage
SC28L194
Table 22. XISR - Xon-Xoff Interrupt Status Register
XISR[1:0] -
TxD character Status. This field allows determination of
the type of character being transmitted. If XISR(1:0) is b鈥?1, the
channel is waiting for a data character to transfer from the TxFIFO.
This condition will only occur for a bit time after an Xon or Xoff
character transmission unless the TxFIFO is empty.
1998 Sep 21
25
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
XISR[3:2] -
TxD flow Status. This field tracks the transmitter鈥檚 flow
status as follows:
00 - normal. The flow control is under host control.
01 - TxD halt pending. After the current character finishes the
transmitter will stop. The status will then change to b鈥?0.
10 - re-enabled. The transmitter had been halted and restarted. It
is sending data characters. After a read of the XISR, it will return
to 鈥渘ormal鈥?status.
11 - disabled. The transmitter is flow controlled.
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕 脕 脕 脕
脕脕脕脕 脕 脕 脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕 脕 脕 脕 脕
脕脕脕脕脕脕脕 脕 脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕 脕
脕 脕 脕 脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕
脕 脕
脕脕脕脕脕脕脕脕脕脕脕
脕
脕
脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕脕脕脕脕脕脕脕脕脕脕
脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
Bits 7:6
Bits 5:4
Bits 3:2
Bits 1:0
Received X Character
Status
00 - none
01 - Xoff received
10 - Xon received
11 - both received
Automatic X Character
transmission status
TxD flow status
TxD character status
00 - none
01 - Xon transmitted
10 - Xoff transmitted
11 - Illegal, does not occur
00 - normal
01 - TxD halt pending
10 - re-enabled
11 - flow disabled
00 - normal TxD data
01 - wait on normal data
10 - Xoff in pending
11 - Xon in pending
NOTE: Bits of this register may be cleared by a read of the register.
XISR[7:6] -
Received X Character Status. This field can be read to
determine if the receiver has encountered an Xon or Xoff character
in the incoming data stream. These bits are maintained until a read
of the XISR. The field is updated by X character reception
regardless of the state of MR0(7, 3:2) or IMR(4). The field can
therefore be used as a character detector for the bit patterns stored
in the Xon and Xoff Character Registers.
See MR0 for a description of enabling these functions
Table 23. WDTRCR - Watch-dog Run Control
Register
Bits 7:4
Bit 3
1 on
0 off
Bit 2
1 on
0 off
Bit 1
1 on
0 off
WDT d
WDT c
WDT b
Bit 0
1 on
0 off
WDT a
Reserved
XISR[5:4] -
Automatic transmission Status. This field indicates the
last flow control character sent in the Auto Receiver flow control
mode. If Auto Receiver mode has not been enabled, this field will
always read b鈥?0. It will likewise reset to b鈥?0 if MR0(3) is reset. If
the Auto Receiver mode is exited while this field reads b鈥?0, it is the
user鈥檚 responsibility to transmit an Xon, when appropriate.
This register enables the watch-dog Timer for each of the 4
receivers on the Quad UART
Table 24. BRGTRU
-
BRG Timer Reload
Registers, Upper (Timers A & B)
Bits 7:0
8 MSB of the BRG Timer divisor.
This is the upper byte of the 16 bit value used by the BRG timer in
generating a baud rate clock
Table 25. BRGTRL
-
BRG Timer Reload
Registers, Lower (Timers A & B)
Bits 7:0
8 LSB of the BRG Timer divisor.
This is the lower byte of the 16 bit value used by the BRG timer in
generating a baud rate clock.