最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

SC28L194 Datasheet

  • SC28L194

  • Quad UART for 3.3V and 5V supply

  • Philips

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

Philips Semiconductors
Preliminary specification
Quad UART for 3.3V and 5V supply voltage
SC28L194
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕 脕 脕
脕 脕 脕
脕脕脕脕脕脕脕脕脕脕脕
脕
脕脕脕脕脕脕脕脕脕脕
脕 脕 脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕
脕
脕 脕 脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕 脕 脕
脕脕脕脕脕脕脕脕脕脕脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕 脕 脕 脕 脕
脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕 脕 脕 脕 脕
脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕 脕 脕 脕 脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕 脕 脕 脕 脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕 脕 脕 脕
脕
脕
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
I/O Port change
of state
Receiver Watch-dog
Time-out
Address
recognition event
Xon/off event
Set to 0
Change of
Break State
RxRDY
interrupt
TxRDY
interrupt
The programming of this register selects which bits in the ISR cause
an interrupt output. If a bit in the ISR is a 鈥?鈥?and the corresponding
bit in the IMR is a 鈥?鈥? the interrupt source is presented to the internal
interrupt arbitration circuits, eventually resulting in the IRQN output
being asserted (low). If the corresponding bit in the IMR is a zero,
the state of the bit in the ISR has no affect on the IRQN output.
IMR[7] -
Controls if a change of state in the inputs equipped with
input change detectors will cause an interrupt.
Table 12. IMR - Interrupt Mask Register
Table 15. BCRBRK - Bidding Control Register -
Break Change
Bits 7:3
Bits 2:0
Reserved
MSB of break change interrupt bid
This register provides the 3 MSBs of the Interrupt Arbitration number
for a break change interrupt.
IMR[5] -
Enables the generation of an interrupt in response to
changes in the Address Recognition circuitry of the Special Mode
(multi-drop or wake-up mode).
IMR[4] -
Enables the generation of an interrupt in response to
recognition of an in-band flow control character.
IMR[3] -
Reserved
IMR[2] -
Enables the generation of an interrupt when a Break
condition has been detected by the channel receiver.
IMR[1] -
Enables the generation of an interrupt when servicing for
the RxFIFO is desired.
IMR[0] -
Enables the generation of an interrupt when servicing for
the TxFIFO is desired.
Table 13. RxFIFO Receiver FIFO
Bit[10]
Bit[9]
Bit[8]
Bits [7:0]
Break
Received
Status
Framing
Error
Status
Parity
Error
Status
8 data bits
MSBs =0 for 7,6,5 bit
data
The FIFO for the receiver is 11 bits wide and 16 鈥渨ords鈥?deep. The
status of each byte received is stored with that byte and is moved
along with the byte as the characters are read from the FIFO. The
upper three bits are presented in the STATUS register and they
change in the status register each time a data byte is read from the
FIFO. Therefor the status register should be read BEFORE the byte
is read from the RxFIFO if one wishes to ascertain the quality of the
byte
The forgoing applies to the 鈥渃haracter error鈥?mode of status
reporting. See MR1[5] and 鈥淩xFIFO Status鈥?descriptions for 鈥渂lock
error鈥?status reporting. Briefly 鈥淏lock Error鈥?gives the accumulated
error of all bytes received in the RxFIFO since the last 鈥淩eset Error鈥?/div>
command was issued. (CR = x鈥?4)
Table 14. TxFIFO - Transmitter FIFO
Bits 7:0
8 data bits. MSBs set to 0 for 7, 6, 5 bit data
The FIFO for the transmitter is 8 bits wide by 16 bytes deep. For
character lengths less than 8 bits the upper bits will be ignored by
the transmitter state machine and thus are effectively discarded.
1998 Sep 21
24
脕脕脕脕脕脕脕脕脕脕脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕脕脕脕脕脕脕脕脕脕脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕
Bits 7:3
Bits 2:0
Reserved
MSB of a COS interrupt bid
Read as x鈥?
This register provides the 3 MSBs of the Interrupt Arbitration number
for a Change of State, COS, interrupt.
IMR[6] -
Controls the generation of an interrupt by the watch-dog
timer event. If set, a count of 64 idle bit times in the receiver will
begin interrupt arbitration.
Table 16. BCRCOS - Bidding Control Register -
Change of State
Table 17. BCRx - Bidding Control Register -
Xon/Xoff
Bits 7:3
Bits 2:0
Reserved
MSB of an Xon/Xoff interrupt bid
This register provides the 3 MSBs of the Interrupt Arbitration number
for an Xon/Xoff interrupt.
Table 18. BCRA - Bidding Control Register -
Address
Bits 7:3
Bits 2:0
Reserved
MSB of an address recognition event
interrupt bid
This register provides the 3 MSBs of the Interrupt Arbitration number
for an address recognition event interrupt.
Table 19. XonCR - Xon Character Register
Bits 7:0
8 Bits of the Xon Character Recognition
An 8 bit character register that contains the compare value for an
Xon character.
Table 20. XoffCR - Xoff Character Register
Bits 7:0
8 Bits of the Xoff Character Recognition
An 8 bit character register that contains the compare value for an
Xoff character.
Table 21. ARCR - Address Recognition Character
Register
Bits 7:0
8 Bits of the Multi-Drop Address Character Recognition
An 8 bit character register that contains the compare value for the
wake-up address character.

SC28L194相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    Quad universal asynchronous receiver/transmitter QUART
    PHILIPS
  • 英文版
    Quad universal asynchronous receiver/transmitter QUART
    PHILIPS [P...
  • 英文版
    3.3V-5.0V Universal Asynchronous Receiver/Transmitter (UART)
    PHILIPS
  • 英文版
    3.3V-5.0V Universal Asynchronous Receiver/Transmitter (UART)
    PHILIPS [P...
  • 英文版
    3.3V-5.0V Dual Universal Asynchronous Receiver/Transmitter D...
    PHILIPS
  • 英文版
    3.3V-5.0V Dual Universal Asynchronous Receiver/Transmitter D...
    PHILIPS [P...
  • 英文版
    Quad UART for 3.3V and 5V supply
    Philips
  • 英文版
    Octal UART for 3.3V and 5V supply
    Philips
  • 英文版
    Dual universal asynchronous receiver/transmitter DUART
    PHILIPS
  • 英文版
    Dual universal asynchronous receiver/transmitter DUART
    PHILIPS [P...
  • 英文版
    Buck Switching Regulator IC Positive Programmable 0.8V 2 Out...
  • 英文版
    Buck Switching Regulator IC Positive Programmable 0.8V 2 Out...
  • 英文版
    Quad universal asynchronous receiver/transmitter QUART
    PHILIPS
  • 英文版
    Quad universal asynchronous receiver/transmitter QUART
    PHILIPS [P...
  • 英文版
    Quad universal asynchronous receiver/transmitter QUART
    PHILIPS
  • 英文版
    Quad universal asynchronous receiver/transmitter QUART
    PHILIPS [P...
  • 英文版
    Octal UART for 3.3V and 5V supply voltage
    PHILIPS
  • 英文版
    Dual universal asynchronous receiver/transmitter DUART
    PHILIPS
  • 英文版
    Dual universal asynchronous receiver/transmitter DUART
    PHILIPS [P...
  • 英文版
    3.3V-5.0V Universal Asynchronous Receiver/Transmitter (UART)
    PHILIPS

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！