最新免费av在线观看,亚洲综合一区成人在线,中文字幕精品无码一区二区三区,中文人妻av高清一区二区,中文字幕乱偷无码av先锋

SC28L198 Datasheet

  • SC28L198

  • Octal UART for 3.3V and 5V supply

  • Philips

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

Philips Semiconductors
Product specification
Octal UART for 3.3V and 5V supply voltage
SC28L198
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕
脕
脕
脕
脕
脕
脕
脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕脕脕脕脕脕脕脕脕
脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕
Bits 7:4
Bits 3:0
Reserved
Channel byte count code
0000 = 1 AND RxRDY status set for RxFIFO
0000 = 1 AND TxRDY status set for TxD
0001 = 2
0010 = 3
.
1111 = 16
the number of bytes minus 1 (count 鈥?1) ready for transfer to the
transmitter or transfer from the receiver. It is undefined for other
types of interrupts
Table 32. GIBCR 鈥?Global Interrupting Byte Count
Register
A register associated with the interrupting channel as defined in the
CIR. Its numerical value equals
Table 33. Global Interrupting Type Register
Bit 7:6
Bit 5
Receiver Interrupt
Transmitter Interrupt
Bit 4:3
Bit 2:0
Reserved
read b鈥?0
Other types
0x 鈥?not receiver
10 鈥?with receive errors
11 鈥?w/o receive errors
0 鈥?not transmitter
1 鈥?transmitter interrupt
000 鈥?not 鈥漮ther鈥?type
001 鈥?Change of State
010 鈥?Address Recognition
Event
011 鈥?Xon/Xoff status
100 鈥?Not used
101 鈥?Break Change
11x 鈥?do not occur
A register associated with the interrupting channel as defined in the
CIR. It contains the type of interrupt code for all interrupts.
Table 35. GTxFIFO 鈥?Global TxFIFO Register
Bits 7:0
8 data bits of TxFIFO. MSBs not used for 7, 6, 5 bit data
Table 34. GRxFIFO 鈥?Global RxFIFO Register
Bits 7:0
8 data bits of RxFIFO. MSBs set to 0 for 7, 6, 5 bit data
The RxFIFO of the channel indicated in the CIR channel field.
Undefined when the CIR interrupt context is not a receiver interrupt.
Global TxFIFO Register
The TxFIFO of the channel indicated in the CIR channel field.
Undefined when the CIR interrupt context is not a transmitter
interrupt. Writing to the GTxFIFO when the current interrupt is not a
transmitter event may result in the characters being transmitted on a
different channel than intended.
Table 36. IPR 鈥?Input Port Register,
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕
脕
脕
脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕
脕
脕
脕脕脕脕 脕 脕 脕
脕 脕 脕 脕
脕
脕
脕
脕
脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕 脕 脕 脕
脕脕脕 脕 脕 脕
脕
脕
脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕 脕 脕
脕
脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
Bit 7
Bit 6
Bit 7
Bit 6
Bit 3
Bit 2
Bit 1
Bit 0
I/O3
change
I/O2
change
I/O1
change
I/O0
change
I/O3
state
I/O2
state
I/O1
state
I/O0
state
0 鈥?no change
1 鈥?change
0 鈥?no change
1 鈥?change
0 鈥?no change
1 鈥?change
0 鈥?no change
1 鈥?change
The actual logic level at the I/O pin.
1 = high level; 0 =鈥?low level.
This register may be read to determine the current level of the I/O
pins and examine the output of the change detectors assigned to
each pin. If the change detection is not enabled or if the pin is
configured as an output, the associated change field will read b鈥?.
脕脕脕脕脕
脕 脕 脕 脕 脕 脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕 脕 脕 脕 脕 脕
脕
脕脕脕脕脕
脕 脕 脕 脕 脕 脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕 脕 脕 脕 脕 脕
脕 脕 脕 脕 脕
脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕脕
脕 脕 脕 脕 脕
脕
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
I/O3 enable
0 鈥?disable
1 鈥?enable
I/O2 enable
0 鈥?disable
1 鈥?enable
I/O1 enable
0 鈥?disable
1 鈥?enable
I/O0 enable
0 鈥?disable
1 鈥?enable
I/O3 output
OPR[3]
I/O2 output
OPR[2]
I/O1 output
OPR[1]
I/O0 output
OPR[0]
I/OPIOR[7:4] bits activate the input change of state detectors. If a
pin is configured as an output, a b鈥? value written to a I/O field has
no effect.
1999 Jan 14
I/OPIOR[3:0] bits hold the datum which is the inverse of the datum
driven to its associated I/O pin when the I/OPCR control bits for that
pin are programmed to b鈥?1.
29
Table 37. I/OPIOR 鈥?I/O Port Interrupt and Output Register

SC28L198相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋
返回頂部

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！